

16 gating means coupled to [said memory in] a register and
17 said trailing edge circuit connected thereto for reading out
18 data of said timing means when data stored in said memory con-
19 forms to [said] a temporal relationship [signal] signaled by
20 said trailing edge circuit and discards data which does not con-
21 form to said temporal relationship, transducer means con-
22 nected to said first and second channels and adapted to receive
23 said first and second signals, and counting means activated by
24 said gating means to count in an up direction in response to a
25 lead signal corresponding to a wave approaching from the right
26 of the axis of said transducer means, and to count down in
27 response to a lag signal corresponding to a wave approaching from
28 the left of said axis of said transducer means.

1 (C) 2. (Amended) A delay measurement circuit providing a dif-
2 ferential delay measurement free of noise induced bias errors
3 comprising:

4 first and second channels for receiving first and second
5 signals, each of said signals having a leading edge and a
6 trailing edge;

7 a leading edge circuit coupled to said first and second
8 channels for signaling the temporal relationship of the leading
9 edges of said first and said second signals;

10 a trailing edge circuit coupled to said first and second
11 channels for signaling the temporal relationship of the trailing
12 edges of said first and second signals;

13 means for measuring the differential delay between the
14 leading edges of [two] said first and second signals;

15 means for comparing a temporal relationship of the trailing
16 edges of said [two] first and second signals with a temporal